

EXHIBIT V

Exhibit 14 – TI TMS320C32

'156 Patent

Claim Limitation (Claim 7)	Exemplary Disclosure
<p>[156a] A device comprising:</p>	<p>TI TMS320C32 discloses a device. Specifically, the TI TMS320C32 is a chip for digital signal processing. <i>See, e.g.:</i></p> <div data-bbox="737 558 1035 760" data-label="Image"> </div> <p>1.1.4 TMS320C32</p> <p>The 'C32 is the newest member of the 'C3x generation. They are enhanced versions of the 'C3x family and the lowest cost floating-point processors on the market today. These enhancements include a variable-width memory interface, two-channel DMA coprocessor with configurable priorities, flexible boot loader, and a relocatable interrupt vector table.</p> <p>TMS320C3x User's Guide 1-4.</p>

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure									
	Memory (words)									
	Device Name	Freq (MHz)	Cycle Time (ns)	On-Chip			Off-Chip		Peripherals	
				RAM	ROM	Cache	Parallel	Serial	DMA Channels	Timers
	'C32 (5 V)	40	50	512	Boot loader	64	16M × 32/16/8	1	2	2
		50	40	512	Boot loader	64	16M × 32/16/8	1	2	2
		60	33	512	Boot loader	64	16M × 32/16/8	1	2	2
	TMS320C3x User's Guide 1-6.									
	2.1 Overview <p>The 'C3x architecture responds to system demands that are based on sophisticated arithmetic algorithms that emphasize both hardware and software solutions. High performance is achieved through the precision and wide dynamic range of the floating-point units, large on-chip memory, a high degree of parallelism, and the DMA controller.</p> <p>Figure 2–1 through Figure 2–3 show functional block diagrams of the 'C30, 'C31, and 'C32 architectures, respectively.</p>									
	TMS320C3x User's Guide 2-2.									
	That the TI TMS320C32 is a chip is reflected in various other documents, including the TMS320C3x User's Guide, TMS320C3x General-Purpose Applications User's Guide, TMS320C32 Digital Signal Processor Data Sheet, and Interfacing Memory to the TMS320C32 DSP.									

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure
<p>[156b] at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,</p>	<p>TI TMS320C32 discloses at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See, e.g.:</i></p> <p>2.1 Overview</p> <p>The 'C3x architecture responds to system demands that are based on sophisticated arithmetic algorithms that emphasize both hardware and software solutions. High performance is achieved through the precision and wide dynamic range of the floating-point units, large on-chip memory, a high degree of parallelism, and the DMA controller.</p> <p>Figure 2–1 through Figure 2–3 show functional block diagrams of the 'C30, 'C31, and 'C32 architectures, respectively.</p> <p>TMS320C3x User's Guide 2-2.</p> <p>In addition to integer formats, the TMS320C32 took input signals representing a first numerical value and provided output signals representing a second numerical value in floating-point formats:</p>

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure
	<div>5.3 Floating-Point Formats</div> <div>The 'C3x supports four floating-point formats:</div> <div><div><div></div><div>A short floating-point format for immediate floating-point operands, consisting of a 4-bit exponent, a sign bit, and an 11-bit fraction</div></div><div><div></div><div>('C32 only) A short floating-point format for use with 16-bit floating-point data types, consisting of a 2s-complement, 8-bit exponent field, a sign bit, and a 7-bit fraction</div></div><div><div></div><div>A single-precision floating-point format by an 8-bit exponent field, a sign bit, and a 23-bit fraction</div></div><div><div></div><div>An extended-precision floating-point format consisting of an 8-bit exponent field, a sign bit, and a 31-bit fraction.</div></div></div> <div>All 'C3x floating-point formats consist of three fields: an <i>exponent</i> field (<i>e</i>), a <i>single-bit sign</i> field (<i>s</i>), and a <i>fraction</i> field (<i>f</i>). The sign field and fraction field may be considered as one unit and referred to as the <i>mantissa</i> field (<i>man</i>).</div> <div><div>Figure 5–5. General Floating-Point Format</div><div><div><div>Exponent</div><div>Sign</div><div>Fraction</div></div><div><div></div><div>Mantissa</div><div></div></div></div></div> <div>TMS320C3x User’s Guide 5-4.</div> <div>Notably, this included a format specific to the C32 chip “A short floating-point format for use with 16-bit floating-point data types, consisting of a 2s-complement, 8-bit exponent field, a sign bit, and a 7-bit fraction.” TMS320C3x User’s Guide 5-4.</div>

Exhibit 14 – TI TMS320C32



Claim Limitation (Claim 7)	Exemplary Disclosure
	<div data-bbox="730 264 1623 293"> <p>5.3.2 TMS320C32 Short Floating-Point Format for External 16-Bit Data</p> </div> <div data-bbox="1728 240 1791 302">  </div> <div data-bbox="989 319 1791 467"> <p>To facilitate the handling of 16-bit floating-point data types, the 'C32 uses a new short floating-point format for external 16-bit data types. Note that the following short floating-point format is used only in external 16-bit floating-point data access. This format is different than the 16-bit immediate short floating-point data format used in the 'C32's instruction set.</p> </div> <div data-bbox="989 496 1791 586"> <p>In the short floating-point format for external 16-bit data-type size, floating-point numbers are represented by a 2s-complement, 8-bit exponent field (<i>e</i>), a sign bit (<i>s</i>), and an 8-bit mantissa field (<i>man</i>) with an implied most significant nonsign bit.</p> </div> <div data-bbox="730 618 1640 646"> <p><i>Figure 5–7. TMS320C32 Short Floating-Point Format for External 16-Bit Data</i></p> </div> <div data-bbox="989 662 1791 789">  </div> <div data-bbox="989 824 1791 946"> <p>Operations are performed with an implied binary point between bits 7 and 6. When the implied most significant nonsign bit is made explicit, it is located to the immediate left of the binary point. The floating-point 2s-complement number <i>x</i> in the short floating-point format is given by:</p> </div> <div data-bbox="989 971 1304 1060"> $\begin{aligned} x &= 01.f \times 2^e && \text{if } s = 0 \\ x &= 10.f \times 2^e && \text{if } s = 1 \\ x &= 0 && \text{if } e = -128 \end{aligned}$ </div> <div data-bbox="989 1084 1791 1144"> <p>You must use the following reserved values to represent 0 in the 'C32 short floating-point format for external 16-bit data:</p> </div> <div data-bbox="989 1170 1094 1260"> $\begin{aligned} e &= -128 \\ s &= 0 \\ f &= 0 \end{aligned}$ </div> <div data-bbox="707 1328 1104 1360"> <p>TMS320C3x User's Guide 5-6.</p> </div>

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure																
	<p>The short-form floating-point format input signals represent a first numerical value having greater precision:</p> <p>Example 1. $\overline{\text{STRB0}}$ and $\overline{\text{STRB1}}$ Data Access: Data Size = Memory Width</p> <p>This example illustrates a savings in external memory by using bytes and half-words to store data that is less than 32 bits in size (see Figure 2). As in all cases, the data size and memory width for $\overline{\text{STRB0}}$ and $\overline{\text{STRB1}}$ data access cycles are configured in the corresponding strobe control registers (see Table 1).</p> <p>The short program stored in the internal RAM0 memory begins with the LDI instruction reading an 8-bit integer from 8-bit-wide $\overline{\text{STRB0}}$ memory. As the integer data passes through the memory interface, it is sign-extended to 32 bits and loaded to R0 as a 32-bit integer. Next, the FLOAT instruction converts the integer in R0 to a 40-bit floating-point number and loads it to R1. Finally, the STF instruction truncates the 40-bit contents of R1 to 32 bits and stores it in the 16-bit-wide $\overline{\text{STRB1}}$ memory. As the data passes through the memory interface, the 24-bit mantissa is truncated to eight bits (the 8-bit exponent remains unmodified).</p> <p>Table 1. $\overline{\text{STRB0}}$ and $\overline{\text{STRB1}}$ Data Access: Data Size = Memory Width</p> <table><tr><th></th><th>Strobe</th><th>Data Size</th><th>Memory Width</th></tr><tr><td>Input Data</td><td>$\overline{\text{STRB0}}$</td><td>8</td><td>8</td></tr><tr><td>Output Data</td><td>$\overline{\text{STRB1}}$</td><td>16</td><td>16</td></tr><tr><td>Program</td><td>RAM0</td><td>32</td><td>32</td></tr></table> <p>Interfacing Memory to the TMS320C32 DSP at 4.</p> <p>This conversion to the 16-bit short-form floating-point format is also illustrated in Figure 2:</p>		Strobe	Data Size	Memory Width	Input Data	$\overline{\text{STRB0}}$	8	8	Output Data	$\overline{\text{STRB1}}$	16	16	Program	RAM0	32	32
	Strobe	Data Size	Memory Width														
Input Data	$\overline{\text{STRB0}}$	8	8														
Output Data	$\overline{\text{STRB1}}$	16	16														
Program	RAM0	32	32														

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure
	<p>Figure 2. STRB0 and STRB1 Data Access: Data Size = Memory Width</p> <p>Interfacing Memory to the TMS320C32 DSP at 5.</p>
<p>[156c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the</p>	<p>TI TMS320C32 discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical</p>

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure
<p>statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input;</p>	<p>calculation of the first operation on the numerical values of that same input. <i>See, e.g.:</i></p> <p style="text-align: right;"><i>Floating-Point Formats</i></p> <hr/> <p>The following examples illustrate the range and precision of the 'C32 short floating-point format for external 16-bit data:</p> <p>Most positive: $x = (2-2^{-8}) \times 2^{127} = 3.3961775 \times 10^{38}$ Least positive: $x = 1 \times 2^{-127} = 5.8774717541 \times 10^{-39}$ Least negative: $x = (-1-2^{-8}) \times 2^{-127} = -5.9004306 \times 10^{-39}$ Most negative: $x = (-2 \times 2^{127}) = -3.4028236 \times 10^{38}$</p> <p>Note that the floating-point instructions (such as LDF, MPYF, ADDF) and the integer instructions (such as LDI, MPYI, ADDI) produce different results when accessing the same memory location. The <i>integer</i> load instructions store the value in the LSBs of the 'C32's registers. A bit field in the strobe control register controls sign extension or zero fill of the MSBs of the integer value. On the other hand, the <i>floating-point</i> load instructions store the value in the MSBs of the 'C32's registers. For example:</p> <p>If AR1 = 4000h, R1 = 00 00000000h, the value stored at memory location 4000h is 0180h, and STRB0 is configured for a physical memory size and data type size of 16 bits.</p> <p>The result of: ADDI *AR1,R1 is R1 = 00 00000180h, while The result of: ADDF *AR1,R1 is R1 = 01 C0000000h (= - 3.0), since - 4.0 + 1.0 = - 3.0</p> <p>TMS320C3x User's Guide 5-7; <i>see also supra</i> [156b].</p> <p>For floating-point multiplication, the TI TMS320C32 operated as follows:</p>

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure
	<p>During floating-point multiplication, source operands are in the single-precision floating-point format. If the source operands are in short floating-point format, they are converted to single-precision floating-point format. If the source operands are in extended-precision floating-point format, they are truncated to single-precision format. These conversions occur automatically in hardware with no overhead. All results of floating-point multiplications are in the extended-precision format. These multiplications occur in a single cycle.</p> <p>TMS320C3x User's Guide 5-26.</p> <p>That operation is also detailed in the flowchart and accompanying discussion:</p>

Exhibit 14 – TI TMS320C32


Claim Limitation (Claim 7)	Exemplary Disclosure
	<p data-bbox="716 248 1352 272"><i>Figure 5–16. Flowchart for Floating-Point Multiplication</i></p>  <pre> graph TD A["α(man) b(man)"] --> B["Multiply mantissas c(man) = α(man) × b(man) (50-bit result)"] B --> D["Test for special cases of c(man)"] C["α(exp) b(exp)"] --> E["Add exponents c(exp) = α(exp) + b(exp)"] E --> D D --> F["c(man) = 0"] D --> G["Right shift 1 to normalize"] D --> H["Right shift 2 to normalize"] D --> I["No shift to normalize"] F --> J["c(exp) = -128"] G --> K["c(man) >> 1 and c(exp) = c(exp) + 1"] H --> L["c(man) >> 2 and c(exp) = c(exp) + 2"] I --> M["Dispose of extra bits Put c(man) in extended pre- cision floating-point format"] J --> N["Test for special cases of c(exp)"] K --> M L --> M M --> N N --> O["c(exp) overflow"] N --> P["c(exp) underflow"] N --> Q["c(exp) in range"] O --> R["If c(man) > 0, set c(exp) to most positive value If c(man) < 0, set c(exp) to most negative value"] P --> S["c(exp) = -128 c(man) = 0"] Q --> S R --> T["Set c to final result"] S --> T T --> U["c = a × b"] </pre>

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure
	<p>TMS320C3x User's Guide 5-26 to 5-28.</p> <p><i>See also</i> Appendix to Responsive Contentions Regarding Non-Infringement and Invalidity (detailing error rates associated with different mantissa sizes).</p>
<p>[156d] at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit;</p>	<p>TI TMS320C32 discloses at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit. <i>See, e.g.:</i></p> <p>As reflected in the literature, the TI TMS320C32 had a CPU with the floating-point multiplier, which CPU had a controller; furthermore, the CPU itself controls the operation of its floating-point multipliers.</p> <p><i>Figure 1–1. TMS320C3x Devices Block Diagram</i></p>

Exhibit 14 – TI TMS320C32




Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 7)	Exemplary Disclosure
	TMS320C3x User's Guide 2-5.
[156e] wherein the at least one first computing device comprises at least one of a central processing unit (CPU), a graphics processing unit (GPU), a field programmable gate array (FPGA), a microcode-based processor, a hardware sequencer, and a state machine;	TI TMS320C32 discloses at least one first computing device comprises at least one of a central processing unit (CPU), a graphics processing unit (GPU), a field programmable gate array (FPGA), a microcode-based processor, a hardware sequencer, and a state machine. Specifically, the TMS320C32 discloses a CPU that controls the operation of its internal floating-point multipliers. At a minimum, one of skill in the art would have understood that the controllers of 156d were at least a state machine in the TMS320C32 chip.
[156f] and, wherein the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide.	Based on the disclosure of the TI TMS320C32, it would have been obvious to one of skill in the art that the number of LPHDR execution units in the device could exceed by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide. <i>See generally</i> Responsive Contentions Regarding Non-Infringement and Invalidity.

Exhibit 14 – TI TMS320C32

'273 Patent

Claim Limitation (Claim 53)	Exemplary Disclosure
[273a] A device:	TI TMS320C32 discloses a device. <i>See</i> [156a].
[273b] comprising at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	TI TMS320C32 discloses at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b].
[273c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X % of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input;	TI TMS320C32 discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X % of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. <i>See</i> [156c].
[273d] wherein the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide.	Based on the disclosure of the TI TMS320C32, it would have been obvious to one of skill in the art that the number of LPHDR execution units in the device could exceed by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide. <i>See</i> [156f].

Exhibit 14 – TI TMS320C32

'961 Patent

Claim Limitation (Claim 4)	Exemplary Disclosure
[961a] A device comprising:	TI TMS320C32 discloses a device. <i>See</i> [156a].
[961b] at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	TI TMS320C32 discloses at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b].
[961c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input; and	TI TMS320C32 discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. <i>See</i> [156c].
[961d] at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit.	TI TMS320C32 discloses at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit. <i>See</i> [156d].

Exhibit 14 – TI TMS320C32

Claim Limitation (Claim 13)	Exemplary Disclosure
[961e] A device comprising:	TI TMS320C32 discloses a device. <i>See</i> [156a].
[961f] a plurality of components comprising:	TI TMS320C32 discloses a plurality of components. <i>See</i> [156b] + [156d].
[961g] at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	TI TMS320C32 discloses at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b]
[961h] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input.	TI TMS320C32 discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. <i>See</i> [156c].